CSL206 Operating Systems Lab

-

1. Write a program to create a process in linux.

ALGORITHM

 

 1. Start program.

2.· Assign fork() system call to pid.

3. if pid is equal to -1, child process not created.

4.if pid is equal to 0, child process will be created.

5.Print the id of parent process and child process.

6.Create another one child process in same loop.

7. Print id of parent process and the child process.

8.Print grand parent id.

9. Stop the program.

PROGRAM

#include<sys/types.h>

#include<stdio.h>

#include<process.h>

int main()

{

int pid_t,pid,pid1,p,p1;

pid =fork();

if (pid ==-1)

{

printf("enter in connection");

}

else

if(pid==0)

{

printf("\n child process1 :\n\n");

p=getppid();

printf("parent process id of child1: %d\n",p);

p1=getpid();

printf("parent process id of child1: %d\n",p1);

}

else

{

pid1=fork();

if(pid==0)

{

printf("\nchild process 2:\n\n");

p=getppid();

printf("parent process id of child2: %d\n",p);

p1=grtpid();

printf("parent process id of child2: %d\n",p1);

}


else

{

printf("this is parent process \n");

p=getppid();

printf("grant parent: %d \n",p);

p1=getpid();

printf("process id of parent: %d \n",p1);

}

}

return

}


Comments

Post a Comment

Popular posts from this blog

Pentium microprocessors

-
Image
A 32-bit microprocessor introduced by Intel in 1993. It contains 3.3 million transistors. Since 1993, Intel has developed the Pentium III and more recently the Pentium 4 microprocessors.   Pentium III Pentium III Mainboard Layout Intel builds on the technology it developed with the Pentium II microprocessors.  The Pentium III processor comes with a Synchronized Dynamic Random Access Memory (SDRAM), allowing for an extremely fast transfer of data between the microprocessor and the memory. 70 new instructions, called Streaming SIMD Extensions, enhance multimedia and 3D performance.  Launched February 1999 - Available in speed levels of 450, 500, 550, and 600MHz. 32KB of Level 1 Cache (operating at CPU's full core speed). 512KB of Level 2 Cache (operating at ½ of CPU's core speed). 100 MHz bus speed. The branch prediction/recovery pipeline was doubled to include 10-stages from the P-II.   Pentium IV The next generation of microprocessors from Intel. Pe
Read more

Multilevel Organization of Cache Memory

-
Image
A multilevel cache hierarchy consists of n levels of caches. C1, C2, .......,Ci,....... Cn. A processor reference is serviced by the cache closest to the processor that contains the data.  At the same time that cache provides information to the caches on the path between itself and the processor. Multilevel cache hierarchy for multi- processors neither a local LRU nor a global LRU. Where all references to a Ci cache are percolated to its parent for rear-ranging the LRU stack at the Ci+i level. Multilevel caches Another issue is the fundamental tradeoff between cache latency and hit rate.  Larger caches have better hit rates but longer latency. To address this tradeoff, many computers use multiple levels of cache, with small fast caches backed up by larger, slower caches. Multi-level caches generally operate by checking the smallest level 1 (L1) cache first. If it hits, the processor proceeds at high speed.  If the smaller cache misses, the next larger cache (L2) is c
Read more