Serial Communication

-
  • Serial communication is a form of I/O in which the bits of a byte begin transferred appear one after the other in a timed sequence on a single wire. 
  • Serial Communication is the process of sending data one bit at a time, sequentially, over a communication channel or computer bus. 
  • Serial communication is used for all long-haul communication and most computer networks, where the cost of cable and synchronization difficulties make parallel communication impractical. 
  • The serial port sends and receives bytes of information one bit at a time. Serial is used to transmit ASCII (American Standard Code for Information Interchange) data. Communication is completed using 3 transmission lines:
    • Ground
    • Transmit
    • Receive

  • Since serial is asynchronous, the port is able to transmit data on one line while receiving data on another.
  • Serial characteristics are baud rate, data bits, stop bits, and parity.
a) Baud rate 
  • Baud rate is a speed measurement for communication. 
  • It indicates the number of bit transfers per second. 
  • For example, 300 baud is 300 bits per second. 
  • When we refer to a clock cycle, we mean the baud rate. For example, if the protocol calls for a 4800 baud rate, then the clock is running at 4800 Hz. 
b) Data bits
  • Data bits is a measurement of the actual data bits in a transmission. 
  • When the computer sends a packet of information, the amount of actual data may not be a full 8 bits. 
  • Standard values for the data packets are 5, 7, and 8 bits. 
  • Which setting you choose depends on what information you are transferring. 
  • For example, standard ASCII has values from 0 to 127 (7 bits) 
  • Extended ASCII uses 0 to 255 (8 bits). 
  • If the data being transferred is simple text (standard ASCII), then sending 7 bits of data per packet is sufficient for communication. 
c) Stop bits
  • Stop bits is used to signal the end of communication for a single packet. 
  • Since the data is clocked across the lines and each device has its own clock, it is possible for the two devices to become slightly out of sync. 
  • The stop bits not only indicate the end of transmission but also give the computers some room for error in the clock speeds. 
d) Parity
  • Parity is a simple form of error checking that is used in serial communication. 
  • There are four types of parity: even, odd, marked, and spaced. 
  • The option of using no parity is also available.
    • Even parity
      • The parity bit would be 0 to keep the number of logic high bits even.
    • Odd parity
      • The parity bit would be 1 to keep the number of logic high bits odd.
  • Marked and spaced parity does not actually check the data bits, but simply sets the parity bit high for marked parity or low for spaced parity.
  • This allows the receiving device to know the state of a bit so as to enable the device to determine if noise is corrupting the data or if the transmitting and receiving devices' clocks are out of sync.



Comments

Post a Comment

Popular posts from this blog

Pentium microprocessors

-
Image
A 32-bit microprocessor introduced by Intel in 1993. It contains 3.3 million transistors. Since 1993, Intel has developed the Pentium III and more recently the Pentium 4 microprocessors.   Pentium III Pentium III Mainboard Layout Intel builds on the technology it developed with the Pentium II microprocessors.  The Pentium III processor comes with a Synchronized Dynamic Random Access Memory (SDRAM), allowing for an extremely fast transfer of data between the microprocessor and the memory. 70 new instructions, called Streaming SIMD Extensions, enhance multimedia and 3D performance.  Launched February 1999 - Available in speed levels of 450, 500, 550, and 600MHz. 32KB of Level 1 Cache (operating at CPU's full core speed). 512KB of Level 2 Cache (operating at ½ of CPU's core speed). 100 MHz bus speed. The branch prediction/recovery pipeline was doubled to include 10-stages from the P-II.   Pentium IV The next generation of microprocessors from Intel. Pe
Read more

Multilevel Organization of Cache Memory

-
Image
A multilevel cache hierarchy consists of n levels of caches. C1, C2, .......,Ci,....... Cn. A processor reference is serviced by the cache closest to the processor that contains the data.  At the same time that cache provides information to the caches on the path between itself and the processor. Multilevel cache hierarchy for multi- processors neither a local LRU nor a global LRU. Where all references to a Ci cache are percolated to its parent for rear-ranging the LRU stack at the Ci+i level. Multilevel caches Another issue is the fundamental tradeoff between cache latency and hit rate.  Larger caches have better hit rates but longer latency. To address this tradeoff, many computers use multiple levels of cache, with small fast caches backed up by larger, slower caches. Multi-level caches generally operate by checking the smallest level 1 (L1) cache first. If it hits, the processor proceeds at high speed.  If the smaller cache misses, the next larger cache (L2) is c
Read more