Architecture and Design Process

-
Network Analysis:
  • It defines and determines and describes the relationship between network components for many conditions.
  • In analyzing a network, we will examine the state of the exiting network, including whatever problems it is having.
  • Analysis results include descriptions of requirements and traffic flows as well as mapping of users, applications and devices with in the environment.
  • Network analysis help us to understand what problem we are trying to solve, and in the process we compile information that will be developing an architecture and design.
 Network Architecture:
  • Uses this information to develop a high level end-to-end structure for the network.
  • Network architecture also provide a set of guidelines that can be used to formulate the technical design of a network.
Network Design 
  • Provides physical details to the reference, architecture. During network design, you evaluate and choose technologies.

Input to and from the network analysis.

Input to and from network architecture.

Input to and from the Network design.

Information flows between network analysis and Design

click here 4 running notes

Comments

Post a Comment

Popular posts from this blog

Pentium microprocessors

-
Image
A 32-bit microprocessor introduced by Intel in 1993. It contains 3.3 million transistors. Since 1993, Intel has developed the Pentium III and more recently the Pentium 4 microprocessors.   Pentium III Pentium III Mainboard Layout Intel builds on the technology it developed with the Pentium II microprocessors.  The Pentium III processor comes with a Synchronized Dynamic Random Access Memory (SDRAM), allowing for an extremely fast transfer of data between the microprocessor and the memory. 70 new instructions, called Streaming SIMD Extensions, enhance multimedia and 3D performance.  Launched February 1999 - Available in speed levels of 450, 500, 550, and 600MHz. 32KB of Level 1 Cache (operating at CPU's full core speed). 512KB of Level 2 Cache (operating at ½ of CPU's core speed). 100 MHz bus speed. The branch prediction/recovery pipeline was doubled to include 10-stages from the P-II.   Pentium IV The next generation of microprocessors from Intel. Pe
Read more

Multilevel Organization of Cache Memory

-
Image
A multilevel cache hierarchy consists of n levels of caches. C1, C2, .......,Ci,....... Cn. A processor reference is serviced by the cache closest to the processor that contains the data.  At the same time that cache provides information to the caches on the path between itself and the processor. Multilevel cache hierarchy for multi- processors neither a local LRU nor a global LRU. Where all references to a Ci cache are percolated to its parent for rear-ranging the LRU stack at the Ci+i level. Multilevel caches Another issue is the fundamental tradeoff between cache latency and hit rate.  Larger caches have better hit rates but longer latency. To address this tradeoff, many computers use multiple levels of cache, with small fast caches backed up by larger, slower caches. Multi-level caches generally operate by checking the smallest level 1 (L1) cache first. If it hits, the processor proceeds at high speed.  If the smaller cache misses, the next larger cache (L2) is c
Read more